



1 / 22




FIG. 1A




FIG. 1B



2 / 22




FIG. 2




FIG. 3B




FIG. 3A



3 / 22





FIG._4



4 / 22

FIG. 5







FIG. 6



5 / 22



WRITE DATA PATH CONTROL

FIG. 7




FIG. 8



6 / 22




FIG. 9




FIG. 10




FIG. 11



7 / 22




FIG. 12



8 / 22




FIG. 13



9 / 22




FIG. 14




FIG. 15A



10 / 22




FIG._15B




FIG._16A




FIG._16B



11 / 22




FIG. 17A

+





13 / 22




FIG. 17C





FIG. 18

+



14 / 22




FIG. 19


+





16 / 22

FIG. 21A



- (1) LOCAL REF. CELLS ARE PREVIOUSLY PROGRAMMED AND VERIFIED IN SAME STATES AS MASTER REF. CELLS
- (2) RELATIVE TO THE LOCAL REFERENCE CELLS READ THE MASTER REF. CELLS
- (3) DETERMINE THE DIFFERENCES, IF ANY AND BIAS. THE MASTER REF CELLS' CURRENTS SUCH THAT THE SAME READING IS OBTAINED RELATIVE TO THE BIASED MASTER REF. CELLS AS RELATIVE TO THE LOCAL REF. CELLS
- (4) RELATIVE TO THE BIASED MASTER REF. CELLS, READ THE ADDRESSED CELLS

FIG. 21D



17 / 22




FIG. 21B





FIG. 21C




18 / 22




READ/PROGRAM DATA PATHS FOR n CELLS IN PARALLEL

FIG. 22



19 / 22



PROGRAM ALGORITHM

FIG. 23

+



20 / 22






FIG. 24




21 / 22



1210

FIG. 25



22 / 22

	SELECTED CONTROL GATE V_{CG}	DRAIN V_D	SOURCE V_S	ERASE GATE V_{EG}
READ	V_{PG}	V_{REF}	V_{SS}	V_E
PROGRAM	V_{PG}	V_{PD}	V_{SS}	V_E
PROGRAM VERIFY	V_{PG}	V_{REF}	V_{SS}	V_E
ERASE	V_{PG}	V_{REF}	V_{SS}	V_E
ERASE VERIFY	V_{PG}	V_{REF}	V_{SS}	V_E

TABLE 1

FIG._26

(TYPICAL VALUES)	READ	PROGRAM	PROGRAM VERIFY	ERASE	ERASE VERIFY
V_{PG}	V_{CC}	12V	$V_{CC} + \delta V$	V_{CC}	$V_{CC} - \delta V$
V_{CC}	5V	5V	5V	5V	5V
V_{PD}	V_{SS}	8V	8V	V_{SS}	V_{SS}
V_E	V_{SS}	V_{SS}	V_{SS}	20V	V_{SS}
UNSELECTED CONTROL GATE	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}
UNSELECTED BIT LINE	V_{REF}	V_{REF}	V_{REF}	V_{REF}	V_{REF}

$V_{SS} = 0V$, $V_{REF} = 1.5V$, $\delta V = 0.5V - 1V$

TABLE 2

FIG._27

+